( en | de | ru )

 

Disambiguation of "Sparsø, Jens"

Author of the publication

copydeleteadd this publication to your clipboard
PeakEngine: A Deterministic On-the-Fly Pruning Neural Network Accelerator for Hearing Instruments.

, , , and . IEEE Trans. Very Large Scale Integr. Syst., 32 (1): 150-163 (January 2024)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Constanze Jenschke

Meiko Jensen

Bernd Jenssen

Fritz Jensen

Helmut Jensen

 

Other publications of authors with the same name

Future directions in clocking multi-ghz systems., and . ISLPED, page 219. ACM, (2002)A Channel Library for Asynchronous Circuit Design Supporting Mixed-Mode Modeling., , and . PATMOS, volume 3254 of Lecture Notes in Computer Science, page 301-310. Springer, (2004)Towards a tailored mixed-precision sub-8-bit quantization scheme for Gated Recurrent Units using Genetic Algorithms., , , , , and . CoRR, (2024)Design of delay insensitive circuits using multi-ring structures., , and . EURO-DAC, page 15-20. IEEE Computer Society Press, (1992)A Time-predictable TTEthenet Node., , , and . ISORC, page 229-233. IEEE, (2019)S4NOC: a minimalistic network-on-chip for real-time multicores., , and . NoCArc@MICRO, page 8:1-8:6. ACM, (2019)Reconfiguration in FPGA-based multi-core platforms for hard real-time applications., , and . ReCoSoC, page 1-8. IEEE, (2016)A Neural Network Engine for Resource Constrained Embedded Systems., , , , and . ACSSC, page 125-131. IEEE, (2020)A Network Traffic Generator Model for Fast Network-on-Chip Simulation., , , , , and . DATE, page 780-785. IEEE Computer Society, (2005)A light-weight statically scheduled network-on-chip., , and . NORCHIP, page 1-6. IEEE, (2012)