( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Estimating path delay distribution considering coupling noise.

, , , , и . ACM Great Lakes Symposium on VLSI, стр. 61-66. ACM, (2007)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Balakumar Vijayakrishnan

Mariam Kiran

Mudnakudu Nagaraju Kiran Kumar

Kiran Varanasi

Vijay Divi

 

Другие публикации лиц с тем же именем

Functional Test Sequences for Inducing Voltage Droops in a Multi-Threaded Processor., , , и . ITC, стр. 1-10. IEEE, (2020)A Proactive System for Voltage-Droop Mitigation in a 7-nm Hexagon™ Processor., , , и . IEEE J. Solid State Circuits, 56 (4): 1166-1175 (2021)Power-aware multi-voltage custom memory models for enhancing RTL and low power verification., , и . ICCD, стр. 24-31. IEEE Computer Society, (2015)35.3 Thread-Level Power Management for a Current- and Temperature-Limiting System in a 7nm Hexagon™ Processor., , , и . ISSCC, стр. 494-496. IEEE, (2021)A Current and Temperature Limiting System in a 7-nm Hexagon™ Compute Digital Signal Processor., , , и . IEEE J. Solid State Circuits, 56 (3): 814-823 (2021)Power prediction of embedded scalar and vector processor: Challenges and solutions., , и . ISQED, стр. 221-228. IEEE, (2017)A Proactive Voltage-Droop-Mitigation System in a 7nm Hexagon™ Processor., , , и . VLSI Circuits, стр. 1-2. IEEE, (2020)Randomized Pulse-Modulating Instruction-Issue Control Circuit for a Current and Temperature Limiting System in a 7nm Hexagon™ Compute DSP., , , и . CICC, стр. 1-4. IEEE, (2020)Estimating path delay distribution considering coupling noise., , , , и . ACM Great Lakes Symposium on VLSI, стр. 61-66. ACM, (2007)