( en | de | ru )

 

Disambiguation of "Inagi, Masato"

Author of the publication

copydeleteadd this publication to your clipboard
Novel Feature Vectors Considering Distances between Wires for Lithography Hotspot Detection.

, , , and . DSD, page 85-90. IEEE Computer Society, (2018)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Masato Ishizaki

Masato Ikuta

Daniele Masato

 

Other publications of authors with the same name

An efficient FPGA implementation of Mahalanobis distance-based outlier detection for streaming data., , , and . FPT, page 257-260. IEEE, (2016)A Multithreaded Parallel Global Routing Method with Overlapped Routing Regions., , , and . DSD, page 591-597. IEEE Computer Society, (2013)ILP-based optimization of time-multiplexed I/O assignment for multi-FPGA systems., , , and . ISCAS, page 1800-1803. IEEE, (2008)An Area Efficient Regular Expression Matching Engine Using Partial Reconfiguration for Quick Pattern Updating., , , and . IPSJ Trans. Syst. LSI Des. Methodol., (2014)A performance-driven circuit bipartitioning algorithm for multi-FPGA implementation with time-multiplexed I/Os., , , and . FPT, page 361-364. IEEE, (2006)An Approximate Nearest Neighbor Search Algorithm Using Distance-Based Hashing., , , and . DEXA (2), volume 11030 of Lecture Notes in Computer Science, page 203-213. Springer, (2018)Optimal Time-Multiplexing in Inter-FPGA Connections for Accelerating Multi-FPGA Prototyping Systems., , , and . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 91-A (12): 3539-3547 (2008)Globally Optimal Time-multiplexing of Inter-FPGA Connections for Multi-FPGA Prototyping Systems., , and . IPSJ Trans. Syst. LSI Des. Methodol., (2010)EDA Environment for Evaluating a New Switch-Block-Free Reconfigurable Architecture., , , , , and . ReConFig, page 448-454. IEEE Computer Society, (2011)An ILP-Based Optimal Circuit Mapping Method for PLDs., , , , , and . IPDPS Workshops, page 251-256. IEEE Computer Society, (2014)