Author of the publication

Temporal-Aware Mechanism to Detect Private Data in Chip Multiprocessors.

, , , , and . ICPP, page 562-571. IEEE Computer Society, (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Way Combination for an Adaptive and Scalable Coherence Directory., , , , , , and . IEEE Trans. Parallel Distributed Syst., 30 (11): 2608-2623 (2019)TokenTLB+CUP: A Token-Based Page Classification with Cooperative Usage Prediction., , , and . IEEE Trans. Parallel Distributed Syst., 29 (5): 1188-1201 (2018)Concurrent Irrevocability in Best-Effort Hardware Transactional Memory., , , and . IEEE Trans. Parallel Distributed Syst., 31 (6): 1301-1315 (2020)Fine-grain data classification to filter token coherence traffic., , and . J. Parallel Distributed Comput., (January 2023)PfTouch: Concurrent page-fault handling for Intel restricted transactional memory., , , and . J. Parallel Distributed Comput., (2020)Photonic-based express coherence notifications for many-core CMPs., , , and . J. Parallel Distributed Comput., (2018)To be silent or not: on the impact of evictions of clean data in cache-coherent multicores., , and . J. Supercomput., 73 (10): 4428-4443 (2017)PS-Cache: an energy-efficient cache design for chip multiprocessors., , , and . J. Supercomput., 71 (1): 67-86 (2015)Understanding Selective Delay as a Method for Efficient Secure Speculative Execution., , , , and . IEEE Trans. Computers, 69 (11): 1584-1595 (2020)Extending Magny-Cours Cache Coherence., , , , , , , and . IEEE Trans. Computers, 61 (5): 593-606 (2012)