( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Design-Phase Buffer Allocation for Post-Silicon Clock Binning by Iterative Learning.

, , , , и . CoRR, (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Yiyu Chen

Zhanjun Shi

Huili Shi

Lei Shi

Jian Shi

 

Другие публикации лиц с тем же именем

Partial Unbalanced Feature Transport for Cross-Modality Cardiac Image Segmentation., , , , , , , и . IEEE Trans. Medical Imaging, 42 (6): 1758-1773 (июня 2023)Fast Analysis of a Large-Scale Inductive Interconnect by Block-Structure-Preserved Macromodeling., , , , , и . IEEE Trans. Very Large Scale Integr. Syst., 18 (10): 1399-1411 (2010)Device-Circuit-Architecture Co-Exploration for Computing-in-Memory Neural Accelerators., , , , , , и . IEEE Trans. Computers, 70 (4): 595-605 (2021)VisualNet: An End-to-End Human Visual System Inspired Framework to Reduce Inference Latency of Deep Neural Networks., , , , , , , , , и . IEEE Trans. Computers, 71 (11): 2717-2727 (2022)Demand-Side Management of Domestic Electric Water Heaters Using Approximate Dynamic Programming., , , , , и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 36 (5): 775-788 (2017)Through-Silicon Via Fault-Tolerant Clock Networks for 3-D ICs., , , , и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 32 (7): 1100-1109 (2013)Accelerating Dynamic Time Warping With Memristor-Based Customized Fabrics., , , , , , , и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 37 (4): 729-741 (2018)Dynamic Frequency Scaling Aware Opportunistic Through-Silicon-Via Inductor Utilization in Resonant Clocking., , , и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 39 (2): 281-293 (2020)Efficient Decoupling Capacitance Budgeting Considering Operation and Process Variations., , , и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 27 (7): 1253-1263 (2008)Hardware/Software Co-Exploration of Neural Architectures., , , , , , , и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 39 (12): 4805-4815 (2020)