Author of the publication

Efficient Architectures for Generalized Integrated Interleaved Decoder.

, and . ISCAS, page 1. IEEE, (2020)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Relaxed Min-Max Decoder Architectures for Nonbinary Low-Density Parity-Check Codes., and . IEEE Trans. Very Large Scale Integr. Syst., 21 (11): 2010-2023 (2013)An Efficient Interpolation-Based Chase BCH Decoder.. IEEE Trans. Circuits Syst. II Express Briefs, 60-II (4): 212-216 (2013)A Low-Complexity Three-Error-Correcting BCH Decoder for Optical Transport Network., and . IEEE Trans. Circuits Syst. II Express Briefs, 59-II (10): 663-667 (2012)Efficient VLSI Architecture for Soft-Decision Decoding of Reed-Solomon Codes., and . IEEE Trans. Circuits Syst. I Regul. Pap., 55-I (10): 3050-3062 (2008)Investigation of Low-Latitude Ionospheric Field-Aligned Irregularities by Oblique Backscatter Sounding., , and . IEEE Geosci. Remote. Sens. Lett., 7 (2): 241-245 (2010)Generalized Three-Layer Integrated Interleaved Codes.. IEEE Communications Letters, 22 (3): 442-445 (2018)Efficient architecture for generalized minimum-distance decoder of Reed-Solomon codes., and . ICASSP, page 1502-1505. IEEE, (2010)High-speed architecture for image reconstruction based on compressive sensing., and . ICASSP, page 1574-1577. IEEE, (2010)Error correction for multi-level NAND flash memory using Reed-Solomon codes., , and . SiPS, page 94-99. IEEE, (2008)Reduced-latency scheduling scheme for min-max non-binary LDPC decoding., and . APCCAS, page 414-417. IEEE, (2010)