( en | de | ru )

 

Disambiguation of "Stroobandt, Dirk"

Author of the publication

copydeleteadd this publication to your clipboard
Improved a priori interconnect predictions and technology extrapolation in the GTX system.

, , , , , , , and . IEEE Trans. Very Large Scale Integr. Syst., 11 (1): 3-14 (2003)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Daniel Dirkmann

In-vitro-Untersuchungen zum Effekt von Hypothermie und Azidose auf Variablen thrombelastometrischer Messungen der Blutgerinnung. Uni Duisburg-Essen, (2009)

Dieter Dirksen

Dorothea Dirksen

Richard Dirkmann

Burkhard Dirks

 

Other publications of authors with the same name

MODA-PSO: Towards Fast Hard Block Legalization for Analytical FPGA Placement., , and . FPGA, page 184. ACM, (2019)SLIP: 10 years ago and 10 years from now., , and . SLIP, page 67-68. ACM, (2010)Fast estimation of the partitioning rent characteristic using a recursive partitioning model., , and . SLIP, page 45-52. ACM, (2003)Getting more out of Donath's hierarchical model for interconnect prediction., , , and . SLIP, page 9-16. ACM, (2002)TCONMAP: Technology Mapping for Parameterised FPGA Configurations., , , and . ACM Trans. Design Autom. Electr. Syst., 20 (4): 48:1-48:27 (2015)Scalable hardware accelerator for comparing DNA and protein sequences., , , , , , and . Infoscale, volume 152 of ACM International Conference Proceeding Series, page 33. ACM, (2006)Logic Gates in the routing network of FPGAs (Abstract Only)., , and . FPGA, page 262. ACM, (2015)Automatic tool flow for shift-register-LUT reconfiguration: making run-time reconfiguration fast and easy (abstract only)., , , and . FPGA, page 287. ACM, (2010)Superimposed in-circuit debugging for self-healing FPGA overlays., and . LATS, page 1-6. IEEE, (2018)Staticroute: A novel router for the Dynamic Partial Reconfiguration of FPGAS., , and . FPL, page 1-7. IEEE, (2013)