( en | de | ru )

 

Disambiguation of "Kim, Daehyun"

Author of the publication

copydeleteadd this publication to your clipboard
Leveraging cache coherence in active memory systems.

, , and . ICS, page 2-13. ACM, (2002)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Ky ng Kim

Die Artikelstruktur in passiven zweisprachigen Wörterbüchern Deutsch-Koreanisch: Konzeption zur Erstellung eines zweisprachigen Lernerwörterbuchs Deutsch-Koreanisch. Uni Heidelberg, (2008)

Bongcheol Kim

Kim Gerber

Youngsang Kim

Ryong Kim

 

Other publications of authors with the same name

Observability-Based Selection Criterion for Anchor Nodes in Multiple-Cell Localization., , , and . IEEE Trans. Ind. Electron., 60 (10): 4554-4561 (2013)EC: A Tool for Guiding Chart and Caption Emphasis., , , , and . IEEE Trans. Vis. Comput. Graph., 30 (1): 120-130 (January 2024)Convergence of Recognition, Mining, and Synthesis Workloads and Its Implications., , , , , , , , and . Proc. IEEE, 96 (5): 790-807 (2008)Prediction of the Arctic Oscillation in boreal winter by dynamical seasonal forecasting systems, , , , , , , , and . Geophys. Res. Lett., 41 (10): 2014GL060011+ (May 28, 2014)Mathematical formulation of RFID tag floor based localization and performance analysis for tag placement., , , , and . ICARCV, page 1547-1552. IEEE, (2010)Robust observer for state-of-charge estimation of li-ion battery with uncertainties., , , , and . ASCC, page 1-6. IEEE, (2015)Improved hard-decision decoding LDPC Codec IP design., , and . ISCAS, page 416-419. IEEE, (2012)RTL-to-GDS Design Tools for Monolithic 3D ICs., , , , , , , , , and . ICCAD, page 126:1-126:8. IEEE, (2020)A 32.5mW Mixed-Signal Processing-in-Memory-Based k-SAT Solver in 65nm CMOS with 74.0% Solvability for 3D-Variable 126-Clause 3-SAT Problems., , and . ISSCC, page 418-419. IEEE, (2023)A flash memory controller for 15μs ultra-low-latency SSD using high-speed 3D NAND flash with 3μs read time., , , , , , , , , and 9 other author(s). ISSCC, page 338-340. IEEE, (2018)