Author of the publication

Generation of I/O sequences for a high-level design from those in post-silicon for efficient post-silicon debugging.

, , and . ICCD, page 402-408. IEEE Computer Society, (2010)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Changes of brain phosphodiesterase 4 in major depression., , , , , , , , and . NeuroImage, 52 (Supplement-1): S51 (2010)Global transaction ordering in Network-on-Chips for post-silicon validation., and . ISQED, page 284-289. IEEE, (2011)Object-oriented analysis and design of hardware/software co-designs with dependence analysis for design reuse., , and . IRI, page 318-325. IEEE Systems, Man, and Cybernetics Society, (2005)Early case splitting and false path detection to improve high level ATPG techniques., and . ISCAS, page 1463-1466. IEEE, (2011)RTL datapath optimization using system-level transformations., , , and . ISQED, page 309-316. IEEE, (2014)Specification and formal verification of power gating in processors., and . ISQED, page 604-610. IEEE, (2014)Automatic High-Level Data-Flow Synthesis and Optimization of Polynomial Datapaths Using Functional Decomposition., , , and . IEEE Trans. Computers, 64 (6): 1579-1593 (2015)On variable ordering of binary decision diagrams for the application of multi-level logic synthesis., , and . EURO-DAC, page 50-54. EEE Computer Society, (1991)234 scheduling of 3-2 and 2-1 eliminations for parallel image compositing using non-power-of-two number of processes., , and . HPCS, page 421-428. IEEE, (2015)Multiple Error Diagnosis Based on Xlists., , , , and . DAC, page 660-665. ACM Press, (1999)