( en | de | ru )

 

Disambiguation of "Wang, Lutong"

Author of the publication

copydeleteadd this publication to your clipboard
Detailed Placement for IR Drop Mitigation by Power Staple Insertion in Sub-10nm VLSI.

, , , , and . DATE, page 830-835. IEEE, (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Wang Wang

Linfang Wang

Investigation of the functions of 53BP1 in DNA demethylation. Uni Marburg, (2009)

Paul Wang

Lien Wang

Scheifoo Wang

 

Other publications of authors with the same name

Performance- and energy-aware optimization of BEOL interconnect stack geometry in advanced technology nodes., , , and . ISQED, page 104-110. IEEE, (2017)Impression space model for the evaluation of Internet advertising effectiveness., , , and . Concurr. Comput. Pract. Exp., (2020)Diffusion break-aware leakage power optimization and detailed placement in sub-10nm VLSI., , , and . ASP-DAC, page 550-556. ACM, (2019)Memory model for web ad effect based on multimodal features., , , and . J. Assoc. Inf. Sci. Technol., 71 (1): 29-42 (2020)MCPL-Based FT-LSTM: Medical Representation Learning-Based Clinical Prediction Model for Time Series Events., , , and . IEEE Access, (2019)Integrated Prediction Method for Mental Illness with Multimodal Sleep Function Indicators., , , and . ICA3PP (4), volume 11337 of Lecture Notes in Computer Science, page 573-580. Springer, (2018)Feature-maximum-dependency-based fusion diagnosis method for COPD., , , , and . Multim. Tools Appl., 79 (21-22): 15191-15208 (2020)RePlAce: Advancing Solution Quality and Routability Validation in Global Placement., , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 38 (9): 1717-1730 (2019)MILP-Based Optimization of 2-D Block Masks for Timing-Aware Dummy Segment Removal in Self-Aligned Multiple Patterning Layouts., , , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 36 (7): 1075-1088 (2017)Detailed Placement for IR Drop Mitigation by Power Staple Insertion in Sub-10nm VLSI., , , , and . DATE, page 830-835. IEEE, (2019)