( en | de | ru )

 

Disambiguation of "Bayoumi, Magdy A."

Author of the publication

copydeleteadd this publication to your clipboard
A Novel Reconfigurable Hardware Architecture of Neural Network.

, , , , and . MWSCAS, page 618-621. IEEE, (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Tarek Magdy

AbdElMoniem Bayoumi

Magdy Shallan

Magdy Mahdy

Magdy Kaml

 

Other publications of authors with the same name

Algorithms for High Speed Multi-Dimensional Arithmetic and DSP Systolic Arrays., and . ICPP (1), page 367-374. Pennsylvania State University Press, (1988)Formal Synthesis of a Parallel Architectures from Recursive Equations., and . ICPP (1), page 145-148. Pennsylvania State University Press, (1990)Low-bit-rate generalized quad-tree motion compensation algorithm and its optimal encoding schemes., and . VCIP, volume 4067 of Proceedings of SPIE, page 230-237. SPIE, (2000)Noise-constrained interconnect optimization for nanometer technologies., , and . ISCAS (5), page 481-484. IEEE, (2003)A low power adaptive transmitter architecture for low band UWB applications., and . ISCAS, IEEE, (2006)Performance evaluation of 1-bit CMOS adder cells., and . ISCAS (1), page 27-30. IEEE, (1999)A Hybrid Adaptive Scheme based on Selective Gaussian Modeling for Real-time Object Detection., , and . ISCAS, page 936-939. IEEE, (2009)Bitonic Sort on the Connection Machine., and . Parallel Algorithms Appl., 3 (1-2): 151-161 (1994)An Efficient Mapping Algorithm of Multilayer Perceptron on Mesh-connected Architectures., , , and . Parallel Algorithms Appl., 11 (3-4): 273-285 (1997)Multiple voltage-based scheduling methodology for low power in the high level synthesis., and . ISCAS (1), page 371-374. IEEE, (1999)