( en | de | ru )

 

Disambiguation of "Chang, Yun-Nan"

Author of the publication

copydeleteadd this publication to your clipboard
Architectures for digital filters using stochastic computing.

, and . ICASSP, page 2697-2701. IEEE, (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Yun Nan

Soon-Nan Chang

Yie-Yun Chang

Ching-Yun Chang

Shi Nan

 

Other publications of authors with the same name

Efficient Vector Graphics Rasterization Accelerator Using Optimized Scan-Line Buffer., and . IEEE Trans. Very Large Scale Integr. Syst., 21 (7): 1246-1259 (2013)An efficient pipelined FFT architecture., and . IEEE Trans. Circuits Syst. II Express Briefs, 50 (6): 322-325 (2003)A 2-Mb/s 256-state 10-mW rate-1/3 Viterbi decoder., , and . IEEE J. Solid State Circuits, 35 (6): 826-834 (2000)An Efficient In-Place VLSI Architecture for Viterbi Algorithm.. VLSI Signal Processing, 33 (3): 317-324 (2003)A Multibank Memory-Based VLSI Architecture of DVB Symbol Deinterleaver.. IEEE Trans. Very Large Scale Integr. Syst., 18 (5): 840-843 (2010)Design of Low-cost IOU Circuit for Post-processing of Object Detection.. GCCE, page 407-408. IEEE, (2023)Loop-List Scheduling for Heterogeneous Functional Units., , and . Great Lakes Symposium on VLSI, page 2-7. IEEE Computer Society, (1996)High-performance digit-serial complex-number multiplier-accumulator., and . ICCD, page 211-213. IEEE Computer Society, (1998)A fast ray tracing scheme for dynamic scenes., and . CoDIT, page 872-875. IEEE, (2017)An Efficient Curve-Scanline Intersection Locator Design for 2D Graphics Rendering., and . J. Signal Process. Syst., 79 (1): 63-74 (2015)