Author of the publication

DUO: Exposing On-Chip Redundancy to Rank-Level ECC for High Reliability.

, , , , , and . HPCA, page 683-695. IEEE Computer Society, (2018)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

BranchNet: A Convolutional Neural Network to Predict Hard-To-Predict Branches., , , and . MICRO, page 118-130. IEEE, (2020)Mini-batch Serialization: CNN Training with Inter-layer Data Reuse., , , , , and . CoRR, (2018)Reducing Activation Recomputation in Large Transformer Models., , , , , , and . CoRR, (2022)Evaluating and accelerating high-fidelity error injection for HPC., , , , and . SC, page 45:1-45:13. IEEE / ACM, (2018)PruneTrain: fast neural network training by dynamic sparse model reconfiguration., , , , , and . SC, page 36:1-36:13. ACM, (2019)PruneTrain: Gradual Structured Pruning from Scratch for Faster Neural Network Training., , , , , and . CoRR, (2019)DUO: Exposing On-Chip Redundancy to Rank-Level ECC for High Reliability., , , , , and . HPCA, page 683-695. IEEE Computer Society, (2018)FlexSA: Flexible Systolic Array Architecture for Efficient Pruned DNN Model Training., and . CoRR, (2020)Hamartia: A Fast and Accurate Error Injection Framework., , , , and . DSN Workshops, page 101-108. IEEE Computer Society, (2018)DeLTA: GPU Performance Model for Deep Learning Applications with In-Depth Memory System Traffic Analysis., , , , and . ISPASS, page 293-303. IEEE, (2019)