( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
PRAD: A Bayesian Optimization-based DSE Framework for Parameterized Reconfigurable Architecture Design.

, , , , , , , и . FCCM, стр. 226. IEEE, (2023)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Wenbo Ma

Lu Yin

Renfu Yin

Li Yin

Zhihong Yin

 

Другие публикации лиц с тем же именем

Memory efficient and high performance key-value store on FPGA using Cuckoo hashing., , , и . FPL, стр. 1-4. IEEE, (2016)HETA: A Heterogeneous Temporal CGRA Modeling and Design Space Exploration via Bayesian Optimization., , , , , , и . IEEE Trans. Very Large Scale Integr. Syst., 32 (3): 505-518 (марта 2024)Empowering Female Entrepreneurs at the 2018 WIE ILC Start-Up Pitch Competition Society News., и . IEEE Consumer Electronics Magazine, 8 (1): 7-8 (2019)CPIC at SemEval-2023 Task 7: GPT2-Based Model for Multi-evidence Natural Language Inference for Clinical Trial Data., , , , и . SemEval@ACL, стр. 397-401. Association for Computational Linguistics, (2023)A High-performance Open-channel Open-way NAND Flash Controller Architecture., , и . FPL, стр. 91-98. IEEE, (2021)High Throughput and Low Latency Multi-Version Management Key-Value Storage Accelerator., , , , и . FPT, стр. 290-291. IEEE, (2020)Knowledge Enhanced Pre-trained Language Model for Product Summarization., , , , , , и . NLPCC (2), том 13552 из Lecture Notes in Computer Science, стр. 263-273. Springer, (2022)No zero padded sparse matrix-vector multiplication on FPGAs., , , и . FPT, стр. 290-291. IEEE, (2014)FULL-KV: Flexible and Ultra-Low-Latency In-Memory Key-Value Store System Design on CPU-FPGA., , , , , , , , , и 1 other автор(ы). IEEE Trans. Parallel Distributed Syst., 31 (8): 1828-1444 (2020)GRAFT: GNN-based Adaptive Framework for Efficient CGRA Mapping., , , , , и . ICFPT, стр. 26-34. IEEE, (2023)