Author of the publication

CASINO Core Microarchitecture: Generating Out-of-Order Schedules Using Cascaded In-Order Scheduling Windows.

, , , and . HPCA, page 383-396. IEEE, (2020)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Importance of Coherence Protocols with Network Applications on Multicore Processors., , and . IEEE Trans. Computers, 62 (1): 6-15 (2013)Fully Pipelined Hardware Implementation of 128-Bit SEED Block Cipher Algorithm., , , and . ARC, volume 5453 of Lecture Notes in Computer Science, page 181-192. Springer, (2009)FLIXR: Embedding Index Into Flash Translation Layer in SSDs., , , , and . IEEE Trans. Computers, 72 (1): 250-263 (2023)Simultaneous and Speculative Thread Migration for Improving Energy Efficiency of Heterogeneous Core Architectures., and . IEEE Trans. Computers, 67 (4): 498-512 (2018)Dynamic Load Balancing of Dispatch Scheduling for Solid State Disks., and . IEEE Trans. Computers, 66 (6): 1034-1047 (2017)A Malicious Pattern Detection Engine for Embedded Security Systems in the Internet of Things., , and . Sensors, 14 (12): 24188-24211 (2014)MAD MAcce: Supporting Multiply-Add Operations for Democratizing Matrix-Multiplication Accelerators., , , , , and . MICRO, page 367-379. ACM, (2023)CASH-RF: A Compiler-Assisted Hierarchical Register File in GPUs., , , and . IEEE Embed. Syst. Lett., 14 (4): 187-190 (2022)Compiler Support for Dynamic Speculative Pre-Execution., and . Interaction between Compilers and Computer Architectures, page 14-26. IEEE Computer Society, (2003)Cooperative heterogeneous computing for parallel processing on CPU/GPU hybrids., , and . Interaction between Compilers and Computer Architectures, page 33-40. IEEE Computer Society, (2012)