( en | de | ru )

 

Disambiguation of "Howard, Jason"

Author of the publication

copydeleteadd this publication to your clipboard
The 48-core SCC Processor: the Programmer's View.

, , , , , , , , , , and . SC, page 1-11. IEEE, (2010)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Ian Jason

Howard Nelson

Howard Foster

Howard Li

Jason Miskuly

 

Other publications of authors with the same name

Within-Die Variation-Aware Dynamic-Voltage-Frequency-Scaling With Optimal Core Allocation and Thread Hopping for the 80-Core TeraFLOPS Processor., , , , , , , , , and 2 other author(s). IEEE J. Solid State Circuits, 46 (1): 184-193 (2011)A 4.2GHz 0.3mm2 256kb Dual-Vcc SRAM Building Block in 65nm CMOS., , , , , , , , , and 3 other author(s). ISSCC, page 2572-2581. IEEE, (2006)The Intel Programmable and Integrated Unified Memory Architecture Graph Analytics Processor., , , , , , , , , and 10 other author(s). IEEE Micro, 43 (5): 78-87 (September 2023)The First Direct Mesh-to-Mesh Photonic Fabric.. HCS, page 1-17. IEEE, (2023)An 80-Tile 1.28TFLOPS Network-on-Chip in 65nm CMOS., , , , , , , , , and 4 other author(s). ISSCC, page 98-589. IEEE, (2007)Cerebral palsy in Victoria: motor types, topography and gross motor function., , , , , , , and . J Paediatr Child Health, 41 (9-10): 479--483 (2005)A 256-Kb Dual-VCC SRAM Building Block in 65-nm CMOS Process With Actively Clamped Sleep Transistor., , , , , , , , , and 4 other author(s). IEEE J. Solid State Circuits, 42 (1): 233-242 (2007)A TCP offload accelerator for 10 Gb/s Ethernet in 90-nm CMOS., , , , , , , , , and 5 other author(s). IEEE J. Solid State Circuits, 38 (11): 1866-1875 (2003)PIUMA: Programmable Integrated Unified Memory Architecture., , , , , , , , , and 21 other author(s). CoRR, (2020)An IA-32 processor with a wide voltage operating range in 32nm CMOS., , , , , , , , , and 9 other author(s). Hot Chips Symposium, page 1-37. IEEE, (2012)