Author of the publication

Statistical Modeling of Soft Error Influence on Neural Networks.

, , , , , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 42 (11): 4152-4163 (November 2023)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A Loop-Based Apparatus for At-Speed Self-Testing., and . J. Comput. Sci. Technol., 16 (3): 278-285 (2001)Compression/Scan Co-design for Reducing Test Data Volume, Scan-in Power Dissipation, and Test Application Time., , , , and . IEICE Trans. Inf. Syst., 89-D (10): 2616-2625 (2006)BAT: Performance-Driven Crosstalk Mitigation Based on Bus-Grouping Asynchronous Transmission., , , and . IEICE Trans. Electron., 91-C (10): 1690-1697 (2008)Improve Affective Learning with EEG Approach., , , , , , , , and . Comput. Informatics, 29 (4): 557-570 (2010)Oware: Operand width Aware Redundant Execution for Whole-Processor Error Detection., , and . Intell. Autom. Soft Comput., 17 (6): 771-780 (2011)PUFPass: A password management mechanism based on software/hardware codesign., , , , , , and . Integr., (2019)New Methodologies for Parallel Architecture., , and . J. Comput. Sci. Technol., 26 (4): 578-587 (2011)Thermal-Constrained Task Allocation for Interconnect Energy Reduction in 3-D Homogeneous MPSoCs., , , and . IEEE Trans. Very Large Scale Integr. Syst., 21 (2): 239-249 (2013)Selected Transition Time Adjustment for Tolerating Crosstalk Effects on Network-on-Chip Interconnects., , , and . IEEE Trans. Very Large Scale Integr. Syst., 19 (10): 1787-1800 (2011)Enhanced Wear-Rate Leveling for PRAM Lifetime Improvement Considering Process Variation., , , , and . IEEE Trans. Very Large Scale Integr. Syst., 24 (1): 92-102 (2016)