Author of the publication

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Thonnart, Yvain
add a person with the name Thonnart, Yvain
 

Other publications of authors with the same name

Fine grain multi-VT co-integration methodology in UTBB FD-SOI technology., , , , , , and . VLSI-SoC, page 168-173. IEEE, (2013)A Cryogenic Active Router for Qubit Array Biasing from DC to 320 MHz at 100 nm Gate Pitch., , , , , , , , , and 2 other author(s). ESSCIRC, page 157-160. IEEE, (2023)SE2: Going Remote: Challenges and Opportunities to Remote Learning, Work, and Collaboration., , , , , , , , and . ISSCC, page 539-540. IEEE, (2021)Complementary communication path for energy efficient on-chip optical interconnects., , , and . DAC, page 7:1-7:6. ACM, (2015)Distributed Sequencing for Resource Sharing in Multi-applicative Heterogeneous NoC Platforms., , and . NOCS, page 233-240. IEEE Computer Society, (2010)A Markov chain based method for NoC end-to-end latency evaluation., , , and . IPDPS Workshops, page 1-8. IEEE, (2010)3D NoC using through silicon Via: An asynchronous implementation., , , and . VLSI-SoC, page 232-237. IEEE, (2011)An Asynchronous Power Aware and Adaptive NoC Based Circuit., , , , , , , , , and 1 other author(s). IEEE J. Solid State Circuits, 44 (4): 1167-1177 (2009)Introduction to the special session on "Silicon photonic interconnects: an illusion or a realistic solution?"., , and . NOCS, page 167. IEEE, (2014)Design-for-test approach of an asynchronous network-on-chip architecture and its associated test pattern generation and application., , , , and . IET Comput. Digit. Tech., 3 (5): 487-500 (2009)