From post

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

 

Другие публикации лиц с тем же именем

Design and Synthesis of Pareto Buffers Offering Large Range Runtime Energy/Delay Tradeoffs Via Combined Buffer Size and Supply Voltage Tuning., , , и . IEEE Trans. Very Large Scale Integr. Syst., 17 (1): 117-127 (2009)Development of an Ultralow-Power Injection-Locked PSK Receiver Architecture., , и . IEEE Trans. Circuits Syst. II Express Briefs, 62-II (1): 31-35 (2015)Transient Behavior and Phase Noise Performance of Pulsed-Harmonic Oscillators., , и . IEEE Trans. Circuits Syst. I Regul. Pap., 61-I (7): 2119-2128 (2014)Dense, 11 V-Tolerant, Balanced Stimulator IC with Digital Time-Domain Calibration for $100 nA Error., и . IEEE Trans. Biomed. Circuits Syst., 17 (5): 1166-1176 (октября 2023)An End-to-End Dual ASIC OFDM Transceiver for Ultrasound In-Body Communication., , и . IEEE Trans. Biomed. Circuits Syst., 17 (4): 664-673 (августа 2023)Design Margin Reduction Through Completion Detection in a 28-nm Near-Threshold DSP Processor., и . IEEE J. Solid State Circuits, 57 (2): 651-660 (2022)A high-voltage output driver in a 2.5-V 0.25-μm CMOS technology., , , и . IEEE J. Solid State Circuits, 40 (3): 576-583 (2005)A Thin-Film, a-IGZO, 128b SRAM and LPROM Matrix With Integrated Periphery on Flexible Foil., , , , , , , и . IEEE J. Solid State Circuits, 52 (11): 3095-3103 (2017)Fully Integrated CMOS EME-Suppressing Current Regulator for Automotive Electronics., и . IEEE Trans. Circuits Syst. I Regul. Pap., 59-I (2): 266-275 (2012)A low leakage 500MHz 2T embedded dynamic memory with integrated semi-transparent refresh., , и . ESSCIRC, стр. 523-526. IEEE, (2011)