( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
A real-time flow monitor architecture encompassing on-demand monitoring functions.

, , и . NOMS, стр. 871-874. IEEE, (2008)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Roger Woods

Roger F Dangel

Sonja Ann Woods

Dorian Woods

Sophia Catherine Woods

 

Другие публикации лиц с тем же именем

High Speed FPGA-Based Implementations of Delayed-LMS Filters., , , и . VLSI Signal Processing, 39 (1-2): 113-131 (2005)Multidimensional DSP Core Synthesis for FPGA., , , и . VLSI Signal Processing, 43 (2-3): 207-221 (2006)FPGA Soft-Core Processors, Compiler and Hardware Optimizations Validated Using HOG., , , , , и . ARC, том 9625 из Lecture Notes in Computer Science, стр. 78-90. Springer, (2016)Memory-Centric Hardware Synthesis from Dataflow Models., , и . SAMOS, том 5114 из Lecture Notes in Computer Science, стр. 197-206. Springer, (2008)Power efficient DSP datapath configuration methodology for FPGA., , и . FPL, стр. 515-518. IEEE, (2008)How Resistant are Sboxes to Power Analysis Attacks?, , и . NTMS, стр. 1-6. IEEE, (2011)Virtex Implementation of Pipelined Adaptive LMS Predictor in Electronic Support Measures Receiver., , и . FPL, том 2147 из Lecture Notes in Computer Science, стр. 367-376. Springer, (2001)Secure key generation from OFDM subcarriers' channel responses., , , и . GLOBECOM Workshops, стр. 1302-1307. IEEE, (2014)An effective key generation system using improved channel reciprocity., , , и . ICASSP, стр. 1727-1731. IEEE, (2015)Session TA5b: Computer arithmetic accelerators for signal processing.. ACSCC, стр. 980-982. IEEE, (2012)