( en | de | ru )

 

Disambiguation of "Liang, Fang"

Author of the publication

copydeleteadd this publication to your clipboard
MethBank 3.0: a database of DNA methylomes across a variety of species.

, , , , , , , , , and . Nucleic Acids Res., 46 (Database-Issue): D288-D295 (2018)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Liang Fang

Dong-Liang Fang

Liang Liang

Fang-Fang Tang

Liang-Liang Fu

 

Other publications of authors with the same name

A missense mutation in SNRPE linked to non-syndromal microcephaly interferes with U snRNP assembly and pre-mRNA splicing, , , , , , , , , and 1 other author(s). PLoS genetics, 15 (10): e1008460 (2019)Data Block Partitioning Methods to Mitigate Stuck-At Faults in Limited Endurance Memories., , , , and . IEEE Trans. Very Large Scale Integr. Syst., 26 (11): 2358-2371 (2018)The Effect of Deep N+ Well on Single-Event Transient in 65 nm Triple-Well NMOSFET., , , , and . Symmetry, 11 (2): 154 (2019)Symmetry Analysis of the Uncertain Alternative Box-Cox Regression Model., , and . Symmetry, 14 (1): 22 (2022)A 625kHz-BW, 79.3dB-SNDR Second-Order Noise-Shaping SAR ADC Using High-Efficiency Error-Feedback Structure., , , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 69 (3): 859-863 (2022)An SQP-based multiple shooting algorithm for large-scale PDE-constrained optimal control problems., , and . J. Comput. Phys., (March 2023)AIMCU-MESO: An In-Memory Computing Unit Constructed by MESO Device., , , , , and . ACM Trans. Design Autom. Electr. Syst., 28 (1): 8:1-8:16 (January 2023)Rescuing ReRAM-based Neural Computing Systems from Device Variation., , , , , , , and . ACM Trans. Design Autom. Electr. Syst., 28 (1): 6:1-6:17 (January 2023)MESO-LUT: A design approach of look up tables based on MESO devices., , , , , , , and . Microelectron. J., (2022)A 485ps 64-Bit Parallel Adder in 0.18mum CMOS., , , and . J. Comput. Sci. Technol., 22 (1): 25-27 (2007)