Author of the publication

Marsellus: A Heterogeneous RISC-V AI-IoT End-Node SoC With 2-8 b DNN Acceleration and 30%-Boost Adaptive Body Biasing.

, , , , , , , , , and . IEEE J. Solid State Circuits, 59 (1): 128-142 (January 2024)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

YodaNN: An Architecture for Ultra-Low Power Binary-Weight CNN Acceleration, , , and . (2016)cite arxiv:1606.05487.μDMA: An autonomous I/O subsystem for IoT end-nodes., , , and . PATMOS, page 1-8. IEEE, (2017)Scalable EEG seizure detection on an ultra low power multi-core architecture., , , and . BioCAS, page 86-89. IEEE, (2016)Energy-Efficient Hardware-Accelerated Synchronization for Shared-L1-Memory Multiprocessor Clusters., , , , , and . CoRR, (2020)Always-On 674uW @ 4GOP/s Error Resilient Binary Neural Networks with Aggressive SRAM Voltage Scaling on a 22nm IoT End-Node., , , , and . CoRR, (2020)A Fully Programmable eFPGA-Augmented SoC for Smart Power Applications., , , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 67-I (2): 489-501 (2020)A 0.5GHz 0.35mW LDO-Powered Constant-Slope Phase Interpolator With 0.22% INL., , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 68 (1): 156-160 (2021)Energy Efficiency of Opportunistic Refreshing for Gain-Cell Embedded DRAM., , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 70 (4): 1605-1612 (April 2023)CVA6 RISC-V Virtualization: Architecture, Microarchitecture, and Design Space Exploration., , , , , and . CoRR, (2023)Dustin: A 16-Cores Parallel Ultra-Low-Power Cluster with 2b-to-32b Fully Flexible Bit-Precision and Vector Lockstep Execution Mode., , , , , , and . CoRR, (2022)