Author of the publication

A Voltage-Controlled, Oscillation-Based ADC Design for Computation-in-Memory Architectures Using Emerging ReRAMs.

, , , , , , , , , , and . ACM J. Emerg. Technol. Comput. Syst., 18 (2): 32:1-32:25 (2022)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Defect and Fault Modeling Framework for STT-MRAM Testing., , , , , , , and . IEEE Trans. Emerg. Top. Comput., 9 (2): 707-723 (2021)Characterization, Modeling, and Test of Intermediate State Defects in STT-MRAMs., , , , , and . IEEE Trans. Computers, 71 (9): 2219-2233 (2022)Public-Key Based Authentication Architecture for IoT Devices Using PUF., , , and . CoRR, (2020)Reliability challenges of real-time systems in forthcoming technology nodes., , , , , and . DATE, page 129-134. EDA Consortium San Jose, CA, USA / ACM DL, (2013)Methodology for Application-Dependent Degradation Analysis of Memory Timing., , , , , , and . DATE, page 162-167. IEEE, (2019)ETS 2016 foreword., , , , and . ETS, page 1. IEEE, (2016)Alternative Architectures Toward Reliable Memristive Crossbar Memories., , , and . IEEE Trans. Very Large Scale Integr. Syst., 24 (1): 206-217 (2016)Guest Editorial Memristive-Device-Based Computing., , , and . IEEE Trans. Very Large Scale Integr. Syst., 26 (12): 2581-2583 (2018)Device Aware Diagnosis for Unique Defects in STT-MRAMs., , , , , , , , and . ATS, page 1-6. IEEE, (2023)Unbalanced Bit-slicing Scheme for Accurate Memristor-based Neural Network Architecture., , , , and . AICAS, page 1-4. IEEE, (2021)