Author of the publication

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Research on High Performance Domestic Chip Architecture Based on Digital Grid Edge Computing.

J. Liu, J. Chen, D. Liu, L. Hu, J. Li, G. Chen, J. Li, and K. Tang. CSSE, page 695-701. ACM, (2022)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Chen Chen

Shih Chen Chen

Yi-Chen Chen

Chen-Loung Chen

Other publications of authors with the same name

Structured Dynamic Precision for Deep Neural Networks Quantization.K. Huang, B. Li, D. Xiong, H. Jiang, X. Jiang, X. Yan, L. Claesen, D. Liu, J. Chen, and Z. Liu. ACM Trans. Design Autom. Electr. Syst., 28 (1): 12:1-12:24 (January 2023)Cooperative Analysis on Artificial Neural Network with Optimization Algorithm Based on Social Network.X. Huang, Y. Fu, Z. Dong, W. Chen, and J. Chen. ICEME, page 120-124. ACM, (2020)Flexible and Dynamic Scheduling of Mixed-Criticality Systems.X. Jiang, T. Sha, D. Liu, J. Chen, C. Chen, and K. Huang. Sensors, 22 (19): 7528 (2022)Design and Implementation of Object-Oriented Encryption Storage System Based on Trusted Computing Platform.J. Chen, J. Liu, and D. Feng. CIS, page 546-550. IEEE Computer Society, (2010)SILL: Preventing structural attack for logic locking.J. Liang, K. Wang, W. Xi, C. Xu, J. Chen, and K. Huang. IEICE Electron. Express, 20 (2): 20220512 (2023)Sample-wise dynamic precision quantization for neural network acceleration.B. Li, D. Xiong, K. Huang, X. Jiang, H. Yao, J. Chen, and L. Claesen. IEICE Electron. Express, 19 (16): 20220229 (2022)Acceleration-Aware Fine-Grained Channel Pruning for Deep Neural Networks via Residual Gating.K. Huang, S. Chen, B. Li, L. Claesen, H. Yao, J. Chen, X. Jiang, Z. Liu, and D. Xiong. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 41 (6): 1902-1915 (2022)Structured Term Pruning for Computational Efficient Neural Networks Inference.K. Huang, B. Li, S. Chen, L. Claesen, W. Xi, J. Chen, X. Jiang, Z. Liu, D. Xiong, and X. Yan. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 42 (1): 190-203 (2023)Structured precision skipping: Accelerating convolutional neural networks with budget-aware dynamic precision selection.K. Huang, S. Chen, B. Li, L. Claesen, H. Yao, J. Chen, X. Jiang, Z. Liu, and D. Xiong. J. Syst. Archit., (2022)Airport Passenger Flow Forecast Based on the Wavelet Neural Network Model.J. Chen, and J. Li. ICDLT, page 61-65. ACM, (2018)

BibSonomy

Disambiguation of "Chen, Junjian"

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Research on High Performance Domestic Chip Architecture Based on Digital Grid Edge Computing.

Please choose a person to relate this publication to

Chen Chen

Chen Chen

Shih Chen Chen

Yi-Chen Chen

Chen-Loung Chen

Other publications of authors with the same name

Disambiguation

BibSonomy

Disambiguation of "Chen, Junjian"

copydeleteadd this publication to your clipboardcommunity posthistory of this postURLDOIBibTeXEndNoteAPAChicagoDIN 1505HarvardMSOffice XML Research on High Performance Domestic Chip Architecture Based on Digital Grid Edge Computing.

Please choose a person to relate this publication to

Chen Chen

Chen Chen

Shih Chen Chen

Yi-Chen Chen

Chen-Loung Chen

Other publications of authors with the same name

Disambiguation

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Research on High Performance Domestic Chip Architecture Based on Digital Grid Edge Computing.