Author of the publication

HiWayLib: A Software Framework for Enabling High Performance Communications for Heterogeneous Pipeline Computations.

, , , , , and . ASPLOS, page 153-166. ACM, (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

An efficient parallelization technique for x264 encoder on heterogeneous platforms consisting of CPUs and GPUs., , and . J. Real-Time Image Processing, 9 (1): 5-18 (2014)A timed HW/SW coemulation technique for fast yet accurate system verification., , and . ICSAMOS, page 74-81. IEEE, (2009)NNsim: fast performance estimation based on sampled simulation of GPGPU kernels for neural networks., , , and . DAC, page 176:1-176:6. ACM, (2018)Active disk meets flash: a case for intelligent SSDs., , , , , and . ICS, page 91-102. ACM, (2013)Hardware-in-the-loop Simulation for CPU/GPU Heterogeneous Platforms., , , , and . DAC, page 138:1-138:6. ACM, (2014)GOPipe: A Granularity-Oblivious Programming Framework for Pipelined Stencil Executions on GPU., , , , and . PACT, page 43-54. ACM, (2020)GOPipe: a granularity-oblivious programming framework for pipelined stencil executions on GPU., , , , and . PPoPP, page 431-432. ACM, (2019)Trace-driven HW/SW cosimulation using virtual synchronization technique., , and . DAC, page 345-348. ACM, (2005)BPNet: Branch-pruned conditional neural network for systematic time-accuracy tradeoff in DNN inference: work-in-progress., and . CODES+ISSS, page 2:1-2:2. ACM, (2019)BPNet: Branch-pruned Conditional Neural Network for Systematic Time-accuracy Tradeoff., , and . DAC, page 1-6. IEEE, (2020)