Author of the publication

Optimization of dynamic data structures in multimedia embedded systems using evolutionary computation.

, , , , , , , , and . SCOPES, volume 235 of ACM International Conference Proceeding Series, page 31-40. (2007)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Interrelations between Software Quality Metrics, Performance and Energy Consumption in Embedded Applications., , , , , and . SCOPES, page 62-65. ACM, (2018)Optimization of dynamic data structures in multimedia embedded systems using evolutionary computation., , , , , , , , and . SCOPES, volume 235 of ACM International Conference Proceeding Series, page 31-40. (2007)A novel methodology for designing high-performance and low-power FPGA interconnection targeting DSP applications., , and . ISCAS, IEEE, (2006)Hardware Acceleration of Decision Tree Learning Algorithm., , and . MOCAST, page 1-6. IEEE, (2020)A Message-Passing Microcoded Synchronization for Distributed Shared Memory Architectures., , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 38 (5): 975-979 (2019)Fast Operation Mode Selection for Highly Efficient IoT Edge Devices., , , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 39 (3): 572-584 (2020)Systematic methodology for designing low power direct digital frequency synthesisers., , , and . IET Circuits Devices Syst., 1 (4): 293-304 (2007)A Methodology for Alleviating the Performance Degradation of TMR Solutions., and . IEEE Embed. Syst. Lett., 2 (4): 111-114 (2010)A Framework for Interconnection-Aware Domain-Specific Many-Accelerator Synthesis., , , , and . ACM Trans. Embed. Comput. Syst., 16 (1): 8:1-8:26 (2016)A combined DMA and application-specific prefetching approach for tackling the memory latency bottleneck., , , , , and . IEEE Trans. Very Large Scale Integr. Syst., 14 (3): 279-291 (2006)