Author of the publication

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

ViPS: Visual processing system for medical imaging., , , , and . BMEI, page 40-45. IEEE, (2015)Evaluation of vectorization potential of Graph500 on Intel's Xeon Phi., , , , , , and . HPCS, page 47-54. IEEE, (2014)Proceedings of the Thirteenth International Workshop on Programmability and Architectures for Heterogeneous Multicores (MULTIPROG-2020)., , , and . CoRR, (2020)Vector Processing-Aware Advanced Clock-Gating Techniques for Low-Power Fused Multiply-Add., , , , , and . IEEE Trans. Very Large Scale Integr. Syst., 26 (4): 639-652 (2018)Hardware Acceleration for Query Processing: Leveraging FPGAs, CPUs, and Memory., , , , , , and . Comput. Sci. Eng., 18 (1): 80-87 (2016)Vector Extensions for Decision Support DBMS Acceleration., , , , and . MICRO, page 166-176. IEEE Computer Society, (2012)eProcessor: European, Extendable, Energy-Efficient, Extreme-Scale, Extensible, Processor Ecosystem., , , , , , , , , and 24 other author(s). CF, page 309-314. ACM, (2023)Reusing cached schedules in an out-of-order processor with in-order issue logic., , and . ICCD, page 246-253. IEEE Computer Society, (2009)VPM: Virtual power meter tool for low-power many-core/heterogeneous data center prototypes., , , , and . ICCD, page 651-658. IEEE Computer Society, (2015)The Potential of Dynamic Binary Modification and CPU-FPGA SoCs for Simulation., , , , , and . FCCM, page 144-151. IEEE Computer Society, (2017)