Author of the publication

Ultra Low Voltage Synthesizable Memories: A Trade-Off Discussion in 65 nm CMOS.

, , , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 63-I (6): 806-817 (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

An 800-MHz Mixed- VT 4T IFGC Embedded DRAM in 28-nm CMOS Bulk Process for Approximate Storage Applications., , , , , and . IEEE J. Solid State Circuits, 53 (7): 2136-2148 (2018)Configurable high-throughput decoder architecture for quasi-cyclic LDPC codes., , , and . ACSCC, page 1137-1142. IEEE, (2008)GC-eDRAM With Body-Bias Compensated Readout and Error Detection in 28-nm FD-SOI., , , and . IEEE Trans. Circuits Syst. II Express Briefs, 66-II (12): 2042-2046 (2019)Impact of Memory Voltage Scaling on Accuracy and Resilience of Deep Learning Based Edge Devices., , , , , , , , , and . IEEE Des. Test, 37 (2): 84-92 (2020)A 2 Gb/s balanced AES crypto-chip implementation., , , , , , and . ACM Great Lakes Symposium on VLSI, page 39-44. ACM, (2004)Exploiting dynamic timing margins in microprocessors for frequency-over-scaling with instruction-based clock adjustment., , , , and . DATE, page 381-386. ACM, (2015)A 4-Transistor nMOS-Only Logic-Compatible Gain-Cell Embedded DRAM With Over 1.6-ms Retention Time at 700 mV in 28-nm FD-SOI., , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 65-I (4): 1245-1256 (2018)Silicon implementation of an MMSE-based soft demapper for MIMO-BICM., , , , , and . ISCAS, IEEE, (2006)Adding Indoor Capacity Without Fiber Backhaul: A mmWave Bridge Prototype., , and . CoRR, (2021)OpenCSI: An Open-Source Dataset for Indoor Localization Using CSI-Based Fingerprinting., , , and . CoRR, (2021)