( en | de | ru )

 

Disambiguation of "Bénabès, Philippe"

Author of the publication

copydeleteadd this publication to your clipboard
Design of an optoelectronic crossbar based on 0.6 μm CMOS process with a 1 Tbit/s optical input.

, , , , , , and . ICECS, page 257-260. IEEE, (1999)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Philippe Dreuw

Philippe Zysset

Philippe Kersting

Philippe Bopp

Philippe Moisan

 

Other publications of authors with the same name

Effective modeling of CT functions for fast simulations using MATLAB-Simulink and VHDLAMS applied to Sigma-Delta architectures., and . ISCAS, page 2269-2272. IEEE, (2011)Design of an ECG front-end considering ST segment distortion., , , , and . LASCAS, page 1-4. IEEE, (2023)Generalized multi-stage closed loop sigma delta modulator., , , and . ISCAS, page 1379-1382. IEEE, (2011)A new two-step ΣΔ architecture column-parallel ADC for CMOS image sensor., , , , and . SBCCI, page 1-6. IEEE, (2016)A 14-b two-step inverter-based ΣΔ ADC for CMOS image sensor., , , , and . NEWCAS, page 217-220. IEEE, (2017)Bandpass Delta-Sigma modulators synthesis with high loop delay., , and . ISCAS (1), page 344-347. IEEE, (2001)A new mixed stable DEM algorithm for bandpass multibit delta sigma ADC., and . ICECS, page 962-965. IEEE, (2003)Design and Synthesis of Arbitrary Group Delay Filters for Integrated Analog Signal Processing., , , and . ICECS, page 613-616. IEEE, (2018)A design methodology for delta-sigma converters based on solid-state passive filters.. NEWCAS, page 1-4. IEEE, (2013)Delay estimation and measurement circuit for a high-speed CMOS clocked comparator., , , , and . ECCTD, page 1-4. IEEE, (2017)