%0 Conference Paper %1 yu2012control %A Yu, Qiaoyan %A Cano, J. %A Flich, J. %A Ampadu, P. %B Networks on Chip (NoCS), 2012 Sixth IEEE/ACM International Symposium on %D 2012 %K fault noc reliability tolerant %P 169-176 %R 10.1109/NOCS.2012.27 %T Transient and Permanent Error Control for High-End Multiprocessor Systems-on-Chip %U http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=6209276 %X High-end MPSoC systems with built-in high-radix topologies achieve good performance because of the improved connectivity and the reduced network diameter. In high-end MPSoC systems, fault tolerance support is becoming a compulsory feature. In this work, we propose a combined method to address permanent and transient link and router failures in those systems. The LBDRhr mechanism is proposed to tolerate permanent link failures in some popular high-radix topologies. The increased router complexity may lead to more transient router errors than routers using simple XY routing algorithm. We exploit the inherent information redundancy (IIR) in LBDRhr logic to manage transient errors in the network routers. Thorough analyses are provided to discover the appropriate internal nodes and the forbidden signal patterns for transient error detection. Simulation results show that LBDRhr logic can tolerate all of the permanent failure combinations of long-range links and 80% of links failures at short-range links. Case studies show that the error detection method based on the new IIR extraction method reduces the power consumption and the residual error rate by 33% and up to two orders of magnitude, respectively, compared to triple modular redundancy. The impact of network topologies on the efficiency of the detection mechanism has been examined in this work, as well.

@inproceedings{yu2012control, abstract = {High-end MPSoC systems with built-in high-radix topologies achieve good performance because of the improved connectivity and the reduced network diameter. In high-end MPSoC systems, fault tolerance support is becoming a compulsory feature. In this work, we propose a combined method to address permanent and transient link and router failures in those systems. The LBDRhr mechanism is proposed to tolerate permanent link failures in some popular high-radix topologies. The increased router complexity may lead to more transient router errors than routers using simple XY routing algorithm. We exploit the inherent information redundancy (IIR) in LBDRhr logic to manage transient errors in the network routers. Thorough analyses are provided to discover the appropriate internal nodes and the forbidden signal patterns for transient error detection. Simulation results show that LBDRhr logic can tolerate all of the permanent failure combinations of long-range links and 80% of links failures at short-range links. Case studies show that the error detection method based on the new IIR extraction method reduces the power consumption and the residual error rate by 33% and up to two orders of magnitude, respectively, compared to triple modular redundancy. The impact of network topologies on the efficiency of the detection mechanism has been examined in this work, as well.}, added-at = {2014-02-12T16:44:32.000+0100}, author = {Yu, Qiaoyan and Cano, J. and Flich, J. and Ampadu, P.}, biburl = {https://www.bibsonomy.org/bibtex/29614d9dbca17b0de0c850c2536d8d102/eberle18}, booktitle = {Networks on Chip (NoCS), 2012 Sixth IEEE/ACM International Symposium on}, description = {IEEE Xplore Abstract - Transient and Permanent Error Control for High-End Multiprocessor Systems-on-Chip}, doi = {10.1109/NOCS.2012.27}, interhash = {2b9f422d12021743b8ab5021ac6204dc}, intrahash = {9614d9dbca17b0de0c850c2536d8d102}, keywords = {fault noc reliability tolerant}, month = may, pages = {169-176}, timestamp = {2014-02-12T16:44:32.000+0100}, title = {Transient and Permanent Error Control for High-End Multiprocessor Systems-on-Chip}, url = {http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=6209276}, year = 2012 }