@dblp

A 32Gb/s 133mW PAM-4 transceiver with DFE based on adaptive clock phase and threshold voltage in 65nm CMOS.

, , , , , and . ISSCC, page 114-116. IEEE, (2018)

Links and resources

Tags