Author of the publication

A 32Gb/s 133mW PAM-4 transceiver with DFE based on adaptive clock phase and threshold voltage in 65nm CMOS.

, , , , , and . ISSCC, page 114-116. IEEE, (2018)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A novel 6-Gbps half-rate SST transmitter with impedance calibration and adjustable pre-emphasis., , and . ISCAS, page 341-344. IEEE, (2015)A 2.29pJ/b 112Gb/s Wireline Transceiver with RX 4-Tap FFE for Medium-Reach Applications in 28nm CMOS., , , , , , , , and . ISSCC, page 118-120. IEEE, (2022)A 14GHz Cascade Differential-Capacitor-Based DCO with Resistor-Biased Buffer., , , and . ISCAS, page 1-5. IEEE, (2021)A 0.43pJ/b 200Gb/s 5-Tap Delay-Line-Based Receiver FFE with Low-Frequency Equalization in 28nm CMOS., , , , and . ISSCC, page 112-113. IEEE, (2023)An 8.52-11.34 GHz 0.34° Phase Error Quadrature Clock Generator with Time-Voltage-Time Convertor., , , , and . ISCAS, page 1-4. IEEE, (2018)A novel frequency search algorithm to achieve fast locking without phase tracking in ADPLL., , and . ISCAS, page 2464-2467. IEEE, (2013)A 4.6pJ/b 200Gb/s Analog DP-QPSK Coherent Optical Receiver in 28nm CMOS., , , , , , and . ISSCC, page 282-284. IEEE, (2022)A High-Linearity 14GHz 7b Phase Interpolator for Ultra-High-Speed Wireline Applications., , , , and . ISCAS, page 2487-2490. IEEE, (2022)SSC tracking analysis and a deeper-SSC estimator., and . ISCAS, page 1408-1411. IEEE, (2013)A 2-tap 40-Gb/s 4-PAM transmitter with level selection based pre-emphasis., and . ISCAS, page 333-336. IEEE, (2015)