Inproceedings,

26.2 A 5.5fJ/conv-step 6.4MS/S 13b SAR ADC utilizing a redundancy-facilitated background error-detection-and-correction scheme.

, , , , , and .
ISSCC, page 1-3. IEEE, (2015)

Meta data

Tags

Users

  • @dblp

Comments and Reviews