Please log in to take part in the discussion (add own reviews or comments).
Cite this publication
More citation styles
- please select -
%0 Conference Paper
%1 conf/asap/SenanayakeLWAAT17
%A Senanayake, Rishan
%A Liyanage, Namitha
%A Wijeratne, Sasindu
%A Atapattu, Sachille
%A Athukorala, Kasun
%A Tharaka, P. M. K.
%A Karunaratne, Geethan
%A Senarath, R. M. A. U.
%A Perera, Ishantha
%A Ekanayake, Ashen
%A Pasqual, Ajith
%B ASAP
%D 2017
%I IEEE Computer Society
%K dblp
%P 164-169
%T High performance hardware architectures for Intra Block Copy and Palette Coding for HEVC screen content coding extension.
%U http://dblp.uni-trier.de/db/conf/asap/asap2017.html#SenanayakeLWAAT17
%@ 978-1-5090-4825-0
@inproceedings{conf/asap/SenanayakeLWAAT17,
added-at = {2024-10-06T00:00:00.000+0200},
author = {Senanayake, Rishan and Liyanage, Namitha and Wijeratne, Sasindu and Atapattu, Sachille and Athukorala, Kasun and Tharaka, P. M. K. and Karunaratne, Geethan and Senarath, R. M. A. U. and Perera, Ishantha and Ekanayake, Ashen and Pasqual, Ajith},
biburl = {https://www.bibsonomy.org/bibtex/2acaa039fcc57bedca789e918ba93b03a/dblp},
booktitle = {ASAP},
crossref = {conf/asap/2017},
ee = {https://doi.ieeecomputersociety.org/10.1109/ASAP.2017.7995274},
interhash = {bea5268840879b3af9ba27878adc3421},
intrahash = {acaa039fcc57bedca789e918ba93b03a},
isbn = {978-1-5090-4825-0},
keywords = {dblp},
pages = {164-169},
publisher = {IEEE Computer Society},
timestamp = {2024-10-07T10:27:37.000+0200},
title = {High performance hardware architectures for Intra Block Copy and Palette Coding for HEVC screen content coding extension.},
url = {http://dblp.uni-trier.de/db/conf/asap/asap2017.html#SenanayakeLWAAT17},
year = 2017
}