Bitte melden Sie sich an um selbst Rezensionen oder Kommentare zu erstellen.
Zitieren Sie diese Publikation
Mehr Zitationsstile
- bitte auswählen -
%0 Journal Article
%1 journals/jssc/WeiCCSUMM12
%A Wei, He Gong
%A Chan, Chi-Hang
%A Chio, U. Fat
%A Sin, Sai-Weng
%A U., Seng-Pan
%A Martins, Rui Paulo
%A Maloberti, Franco
%D 2012
%J IEEE J. Solid State Circuits
%K dblp
%N 11
%P 2763-2772
%T An 8-b 400-MS/s 2-b-Per-Cycle SAR ADC With Resistive DAC.
%U http://dblp.uni-trier.de/db/journals/jssc/jssc47.html#WeiCCSUMM12
%V 47
@article{journals/jssc/WeiCCSUMM12,
added-at = {2020-12-29T00:00:00.000+0100},
author = {Wei, He Gong and Chan, Chi-Hang and Chio, U. Fat and Sin, Sai-Weng and U., Seng-Pan and Martins, Rui Paulo and Maloberti, Franco},
biburl = {https://www.bibsonomy.org/bibtex/2641bb48c4ffb43f1ad7c6c6b70a16c0d/dblp},
ee = {https://doi.org/10.1109/JSSC.2012.2214181},
interhash = {e5eaed462e797eb3f310fd675ebc74ee},
intrahash = {641bb48c4ffb43f1ad7c6c6b70a16c0d},
journal = {IEEE J. Solid State Circuits},
keywords = {dblp},
number = 11,
pages = {2763-2772},
timestamp = {2024-04-08T10:44:32.000+0200},
title = {An 8-b 400-MS/s 2-b-Per-Cycle SAR ADC With Resistive DAC.},
url = {http://dblp.uni-trier.de/db/journals/jssc/jssc47.html#WeiCCSUMM12},
volume = 47,
year = 2012
}