@dblp

Using defect density modelling to drive the optimisation of circuit layout, maximising yield.

, and . DFT, page 164-172. IEEE Computer Society, (1995)

Links and resources

Tags