%0 Conference Paper %1 DiKo07 %A Dimitroulakos, Gregory %A Kostaras, Nikos %A Galanis, Michalis D. %A Goutis, Costas E. %B Proceedings of the Great Lakes Symposium on VLSI %C New York, NY, USA %D 2007 %I ACM Press %K DSE architecture reconfigurable toReview %P 164--167 %R http://doi.acm.org/10.1145/1228784.1228827 %T Compiler assisted architectural exploration for coarse grained reconfigurable arrays %U http://portal.acm.org/citation.cfm?id=1228827&coll=ACM&dl=ACM&CFID=18248215&CFTOKEN=73160786# %X A large number of factors influence the hardware cost and the mapping efficiency of applications on coarse grain reconfigurable architectures. This paper investigates for the first time in a unified way the four factors that are directly related with the efficiency of a coarse grain reconfigurable array architecture namely; the area the clock frequency, the scheduling efficiency and performance. An exploration framework has been build for estimating the values of the 4 a forementioned factors for different architecture alternatives. The exploration framework is composed of an existing retargetable compiler framework from which we estimate the mapping efficiency and the parametric realization of the coarse grained reconfigurable array architecture in hardware description language from which we estimate the clock frequency and the area of each architecture instance. The experiments refer to different architecture alternatives in terms of the processing elements' interconnection network, the register files' size, their number of input/output ports, and finally the available bandwidth. Totally 72 architecture scenarios have been studied revealing how each characteristic influences performance and area for efficiently make design decisions. %@ 978-1-59593-605-9

@inproceedings{DiKo07, abstract = {A large number of factors influence the hardware cost and the mapping efficiency of applications on coarse grain reconfigurable architectures. This paper investigates for the first time in a unified way the four factors that are directly related with the efficiency of a coarse grain reconfigurable array architecture namely; the area the clock frequency, the scheduling efficiency and performance. An exploration framework has been build for estimating the values of the 4 a forementioned factors for different architecture alternatives. The exploration framework is composed of an existing retargetable compiler framework from which we estimate the mapping efficiency and the parametric realization of the coarse grained reconfigurable array architecture in hardware description language from which we estimate the clock frequency and the area of each architecture instance. The experiments refer to different architecture alternatives in terms of the processing elements' interconnection network, the register files' size, their number of input/output ports, and finally the available bandwidth. Totally 72 architecture scenarios have been studied revealing how each characteristic influences performance and area for efficiently make design decisions.}, added-at = {2007-07-18T08:16:45.000+0200}, address = {New York, NY, USA}, author = {Dimitroulakos, Gregory and Kostaras, Nikos and Galanis, Michalis D. and Goutis, Costas E.}, biburl = {https://www.bibsonomy.org/bibtex/2d29a5886ca9c27ee90a30b3c8fb2dade/oliveira}, booktitle = {Proceedings of the Great Lakes Symposium on VLSI}, description = {Compiler assisted architectural exploration for coarse grained reconfigurable arrays}, doi = {http://doi.acm.org/10.1145/1228784.1228827}, interhash = {497568b4315ddc468c54cb81d5d02810}, intrahash = {d29a5886ca9c27ee90a30b3c8fb2dade}, isbn = {978-1-59593-605-9}, keywords = {DSE architecture reconfigurable toReview}, location = {Stresa-Lago Maggiore, Italy}, pages = {164--167}, publisher = {ACM Press}, timestamp = {2007-07-18T08:16:45.000+0200}, title = {Compiler assisted architectural exploration for coarse grained reconfigurable arrays}, url = {http://portal.acm.org/citation.cfm?id=1228827&coll=ACM&dl=ACM&CFID=18248215&CFTOKEN=73160786#}, year = 2007 }