Please log in to take part in the discussion (add own reviews or comments).
Cite this publication
More citation styles
- please select -
%0 Conference Paper
%1 conf/glvlsi/DingRYMLLYW18
%A Ding, Caiwen
%A Ren, Ao
%A Yuan, Geng
%A Ma, Xiaolong
%A Li, Jiayu
%A Liu, Ning
%A Yuan, Bo
%A Wang, Yanzhi
%B ACM Great Lakes Symposium on VLSI
%D 2018
%E Chen, Deming
%E Homayoun, Houman
%E Taskin, Baris
%I ACM
%K
%P 353-358
%T Structured Weight Matrices-Based Hardware Accelerators in Deep Neural Networks: FPGAs and ASICs.
%U http://dblp.uni-trier.de/db/conf/glvlsi/glvlsi2018.html#DingRYMLLYW18
@inproceedings{conf/glvlsi/DingRYMLLYW18,
added-at = {2023-12-13T03:06:36.000+0100},
author = {Ding, Caiwen and Ren, Ao and Yuan, Geng and Ma, Xiaolong and Li, Jiayu and Liu, Ning and Yuan, Bo and Wang, Yanzhi},
biburl = {https://www.bibsonomy.org/bibtex/24aac1511d93f64952584b7240e523d69/admin},
booktitle = {ACM Great Lakes Symposium on VLSI},
crossref = {conf/glvlsi/2018},
editor = {Chen, Deming and Homayoun, Houman and Taskin, Baris},
ee = {https://doi.org/10.1145/3194554.3194625},
interhash = {879ad53ca6143085f50fc0471e4f9f54},
intrahash = {4aac1511d93f64952584b7240e523d69},
keywords = {},
pages = {353-358},
publisher = {ACM},
timestamp = {2023-12-13T03:06:36.000+0100},
title = {Structured Weight Matrices-Based Hardware Accelerators in Deep Neural Networks: FPGAs and ASICs.},
url = {http://dblp.uni-trier.de/db/conf/glvlsi/glvlsi2018.html#DingRYMLLYW18},
year = 2018
}