Inproceedings,

ROMA: A Reconfigurable On-chip Memory Architecture for Multi-core Accelerators.

, , , , , , , , , and .
HPCC/DSS/SmartCity/DependSys, page 49-57. IEEE, (2023)

Meta data

Tags

Users

  • @dblp

Comments and Reviews