Author of the publication

Clocktree RLC Extraction with Efficient Inductance Modeling.

, , , , and . DATE, page 522-526. IEEE Computer Society / ACM, (2000)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Architecture evaluation for power-efficient FPGAs., , , and . FPGA, page 175-184. ACM, (2003)Trace-based framework for concurrent development of process and FPGA architecture considering process variation and reliability., , and . FPGA, page 159-168. ACM, (2008)Determination of worst-case crosstalk noise for non-switching victims in GHz+ buses., and . Timing Issues in the Specification and Synthesis of Digital Systems, page 92-97. ACM, (2002)A fast estimation of SRAM failure rate using probability collectives., , , and . ISPD, page 41-48. ACM, (2012)Stochastic analog circuit behavior modeling by point estimation method., , and . ISPD, page 175-182. ACM, (2011)A decoupling method for analysis of coupled RLC interconnects., and . ACM Great Lakes Symposium on VLSI, page 41-46. ACM, (2002)A sparsified vector potential equivalent circuit model for massively coupled interconnects., and . ISCAS (1), page 105-108. IEEE, (2005)REscope: High-dimensional Statistical Circuit Simulation towards Full Failure Region Coverage., , , , and . DAC, page 82:1-82:6. ACM, (2014)Distributed sleep transistor network for power reduction., and . DAC, page 181-186. ACM, (2003)Topological routing to maximize routability for package substrate., , , , , , and . DAC, page 566-569. ACM, (2008)