( en | de | ru )

 

Disambiguation of "Nakashima, Yasuhiko"

Author of the publication

copydeleteadd this publication to your clipboard
A globally asynchronous locally synchronous DMR architecture for aggressive low-power fault toleration.

, , and . COOL Chips, page 1-3. IEEE Computer Society, (2014)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Yasuhiko Sakuma

Yasuhiko Sakuma

Yasuhiko Suzuki

 

Other publications of authors with the same name

A hybrid model of speculative execution and scout threading for auto-memoization processor., , , , , and . SoC, page 22-28. IEEE, (2011)ASIC design of a low-complexity K-best Viterbi decoder for IoT applications., , and . APCCAS, page 396-399. IEEE, (2016)Evaluation of Neuromorphic Hardware using Cellular Neural Networks and Oxide Semiconductors., , , , and . IPDPS Workshops, page 603-608. IEEE, (2019)A Secure Remote Healthcare System for Hospital Using Blockchain Smart Contract., , and . GLOBECOM Workshops, page 1-6. IEEE, (2018)A Programmable Calculation Unit Employing Memcapacitor-based Neuromorphic Circuit., , , , , and . NEWCAS, page 1-4. IEEE, (2019)Evaluation of a Chained Systolic Array with High-Speed Links., , and . CANDAR Workshops, page 71-77. IEEE, (2019)Emulator-oriented tiny processors for unreliable post-silicon devices: A case study., , and . ASP-DAC, page 85-90. IEEE, (2014)Selective Check of Data-Path for Effective Fault Tolerance., , , , and . IEICE Trans. Inf. Syst., 96-D (8): 1592-1601 (2013)Compact Message Permutation for a Fully Pipelined BLAKE-256/512 Accelerator., , , and . IEEE Access, (2022)A Flexible and Energy-Efficient BLAKE-256/2s Co-Processor for Blockchain-based IoT Applications., , , and . SBCCI, page 1-6. IEEE, (2022)