Author of the publication

Accelerating and Adapting Precomputation Threads for Effcient Prefetching.

, , and . HPCA, page 85-95. IEEE Computer Society, (2007)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Context-Sensitive Decoding: On-Demand Microcode Customization for Security and Energy Management., , and . IEEE Micro, 39 (3): 75-83 (2019)Evaluating the impact of job scheduling and power management on processor lifetime for chip multiprocessors., , , and . SIGMETRICS/Performance, page 169-180. ACM, (2009)Deciphering Predictive Schedulers for Heterogeneous-ISA Multicore Architectures., , and . PMAM@PPoPP, page 51-60. ACM, (2019)Packet Chasing: Spying on Network Packets over a Cache Side-Channel., , and . ISCA, page 721-734. IEEE, (2020)An Event-Driven Multithreaded Dynamic Optimization Framework., , and . IEEE PACT, page 87-98. IEEE Computer Society, (2005)Multithreaded Value Prediction., and . HPCA, page 5-15. IEEE Computer Society, (2005)A Self-Repairing Prefetcher in an Event-Driven Dynamic Optimization Framework., , and . CGO, page 50-64. IEEE Computer Society, (2006)Instruction Recycling on a Multiple-Path Processor., , and . HPCA, page 44-53. IEEE Computer Society, (1999)Exploring the Potential of Architecture-Level Power Optimizations., and . PACS, volume 3164 of Lecture Notes in Computer Science, page 132-147. Springer, (2003)Symbiotic jobscheduling for a simultaneous multithreaded processor, and . SIGARCH Comput. Archit. News, 28 (5): 234--244 (November 2000)