Author of the publication

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

An Experimental Environment Validating the Suitability of CLI as an Effective Deployment Format for Embedded Systems., , , , and . HiPEAC, volume 4917 of Lecture Notes in Computer Science, page 130-144. Springer, (2008)An Experience of Early Initiation to Parallelism in the Computing Engineering Degree at the University of Murcia, Spain., , , , , , , , , and 1 other author(s). IPDPS Workshops, page 1289-1294. IEEE Computer Society, (2012)Energy-Efficient Cache Coherence Protocols in Chip-Multiprocessors for Server Consolidation., , , and . ICPP, page 51-62. IEEE Computer Society, (2011)Fault-Tolerant Cache Coherence Protocols for CMPs: Evaluation and Trade-Offs., , , and . HiPC, volume 5374 of Lecture Notes in Computer Science, page 555-568. Springer, (2008)A Low Overhead Fault Tolerant Coherence Protocol for CMP Architectures., , , and . HPCA, page 157-168. IEEE Computer Society, (2007)Using Heterogeneous Networks to Improve Energy Efficiency in Direct Coherence Protocols for Many-Core CMPs., , and . SBAC-PAD, page 43-50. IEEE Computer Society, (2012)ICCI: In-Cache Coherence Information., , and . IEEE Trans. Computers, 64 (4): 995-1014 (2015)Characterization of a List-Based Directory Cache Coherence Protocol for Manycore CMPs., , and . Euro-Par Workshops (2), volume 8806 of Lecture Notes in Computer Science, page 254-265. Springer, (2014)To be silent or not: on the impact of evictions of clean data in cache-coherent multicores., , and . J. Supercomput., 73 (10): 4428-4443 (2017)Analysis of the Interactions Between ILP and TLP With Hardware Transactional Memory., , , , and . PDP, page 157-164. IEEE, (2022)