Author of the publication

A multichannel 3.5mW/Gbps/channel gated oscillator based CDR in a 0.18μm digital CMOS technology.

, , , and . ESSCIRC, page 193-196. IEEE, (2005)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Cellular design for a dense RFID reader environment., , and . APCCAS, page 1124-1127. IEEE, (2008)Composite PNLMS & NLMS adaptation: a new method for network echo cancellation., and . DSP, page 757-760. IEEE, (2002)A multichannel 3.5mW/Gbps/channel gated oscillator based CDR in a 0.18μm digital CMOS technology., , , and . ESSCIRC, page 193-196. IEEE, (2005)High Power Amplifier Based on a Transformer-Type Power Combiner in CMOS Technology., , and . IEEE Trans. Circuits Syst. II Express Briefs, 57-II (11): 838-842 (2010)A divide-by-3 frequency divider for I/Q generation in a multi-band frequency synthesizer., , and . APCCAS, page 1383-1386. IEEE, (2008)A 1.5-V supply, video range frequency, Gm-C filter., , and . ISCAS, page 148-151. IEEE, (2000)A 1.5-V 14-bit CMOS DAC with a new self-calibration technique for wireless communication systems., , , and . ICECS, page 786-789. IEEE, (2003)A noise shaped flash time to digital converter for all digital frequency synthesizers., and . ECCTD, page 898-901. IEEE, (2009)A Q-Enhanced Biquadratic Gm-C Filter for High Frequency Applications., , , and . ICECS, page 248-251. IEEE, (2006)A Low-Power Clock Generator with a Wide Frequency Tuning Range and Low Temperature Variation: Analysis and Design., , and . Journal of Circuits, Systems, and Computers, 29 (1): 2050012:1-2050012:20 (2020)