Author of the publication

DynOR: A 32-bit microprocessor in 28 nm FD-SOI with cycle-by-cycle dynamic clock adjustment.

, , , , , and . ESSCIRC, page 261-264. IEEE, (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A Fast Modular Method for True Variation-Aware Separatrix Tracing in Nanoscaled SRAMs., and . IEEE Trans. Very Large Scale Integr. Syst., 23 (10): 2034-2042 (2015)Design of a Refresh-Controller for GC-eDRAM Based FIFOs., and . IEEE Trans. Circuits Syst., 67-I (12): 4804-4817 (2020)SerOpt: Transistor Sizing Algorithm and Optimization Utility for Minimizing Soft Error Rate., , and . DCIS, page 1-6. IEEE, (2022)Autonomous CMOS image sensor for real time target detection and tracking., , , , and . ISCAS, page 2138-2141. IEEE, (2008)An overlap-contention free true-single-phase clock dual-edge-triggered flip-flop., , and . ISCAS, page 1850-1853. IEEE, (2015)Revisiting Dynamic Logic - A True Candidate for Energy-Efficient Cryogenic Operation in Nanoscaled Technologies., , , , , , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 71 (3): 987-999 (March 2024)4T Gain-Cell Providing Unlimited Availability through Hidden Refresh with 1W1R Functionality., , , , and . ISCAS, page 1-4. IEEE, (2021)Silicon-Proven Clockless Wave-Propagated Pipelining for High-Throughput, Energy-Efficient Processing., and . ISCAS, page 1138-1139. IEEE, (2022)Improved Read Access in GC-eDRAM Memory by Dual-Negative Word-Line Technique., , , and . ISCAS, page 1-5. IEEE, (2020)A 588-Gb/s LDPC Decoder Based on Finite-Alphabet Message Passing., , , , , , and . IEEE Trans. Very Large Scale Integr. Syst., 26 (2): 329-340 (2018)