( en | de | ru )

 

Disambiguation of "Thean, Aaron Voon-Yew"

Author of the publication

copydeleteadd this publication to your clipboard
An 8.2- $\mu$ W 0.14-mm2 16-Channel CDMA-Like Capacitance-to-Digital Converter.

, , , and . IEEE J. Solid State Circuits, 55 (5): 1361-1373 (2020)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

David Yew

Kurt Aaron

Siegfried Aaron

Emmanuel Oluwole Yewande

Else Aaron

 

Other publications of authors with the same name

Sub-10nm Ultra-thin ZnO Channel FET with Record-High 561 µA/µm ION at VDS 1V, High µ-84 cm2/V-s and1T-1RRAM Memory Cell Demonstration Memory Implications for Energy-Efficient Deep-Learning Computing., , , , , , , , and . VLSI Technology and Circuits, page 326-327. IEEE, (2022)Overcoming Negative nFET VTH by Defect-Compensated Low-Thermal Budget ITO-IGZO Hetero-Oxide Channel to Achieve Record Mobility and Enhancement-mode Operation., , , , , and . VLSI Technology and Circuits, page 1-2. IEEE, (2023)I/O thick oxide device integration using Diffusion and Gate Replacement (D&GR) gate stack integration., , , , , , , , , and 2 other author(s). ICICDT, page 1-4. IEEE, (2015)23.2 A 70µW 1.19mm2 Wireless Sensor with 32 Channels of Resistive and Capacitive Sensors and Edge-Encoded PWM UWB Transceiver., , , and . ISSCC, page 346-348. IEEE, (2020)An 8.2- $\mu$ W 0.14-mm2 16-Channel CDMA-Like Capacitance-to-Digital Converter., , , and . IEEE J. Solid State Circuits, 55 (5): 1361-1373 (2020)Quantile Online Learning for Semiconductor Failure Analysis., , , , and . ICASSP, page 1-5. IEEE, (2023)A Low-Power DNN Accelerator Enabled by a Novel Staircase RRAM Array., , , , and . IEEE Trans. Neural Networks Learn. Syst., 34 (8): 4416-4427 (August 2023)A Wafer Scale Hybrid Integration Platform for Co-packaged Photonics using a CMOS based Optical InterposerTM., , , , , , , , , and 2 other author(s). VLSI Technology and Circuits, page 381-382. IEEE, (2022)Quantifying the Benefits of Monolithic 3D Computing Systems Enabled by TFT and RRAM., , , , , , and . DATE, page 43-48. IEEE, (2020)Design of Artificial Spiking Neuron with SiO2 Memristive Synapse to Demonstrate Neuron-Level Spike Timing Dependent Plasticity., , , , , , , and . ICICDT, page 1-3. IEEE, (2019)