( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Analog placement with current flow and symmetry constraints using PCP-SP.

, , , , , и . DAC, стр. 10:1-10:6. ACM, (2018)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Nan Liu

Chien-Tau Liu

Chien-Jen Liu

Chien-hung Liu

Nan-suey Liu

 

Другие публикации лиц с тем же именем

DASC: A DRAM Data Mapping Methodology for Sparse Convolutional Neural Networks., , , , , , , и . DATE, стр. 208-213. IEEE, (2022)Analog placement with current flow and symmetry constraints using PCP-SP., , , , , и . DAC, стр. 10:1-10:6. ACM, (2018)A scalable digitalized buffer for gigabit I/O., , и . CICC, стр. 241-244. IEEE, (2008)Practical Substrate Design Considering Symmetrical and Shielding Routes., , , , , , и . DATE, стр. 951-956. IEEE, (2022)On EDA Solutions for Reconfigurable Memory-Centric AI Edge Applications., , , , , , , , , и . ICCAD, стр. 127:1-127:8. IEEE, (2020)On Reconfiguring Memory-Centric AI Edge Devices for CIM., , , , , , , , и . ISOCC, стр. 262-263. IEEE, (2021)A body sensor node SoC for ECG/EMG applications with compressed sensing and wireless powering., , , , , , , , , и 1 other автор(ы). VLSI-DAT, стр. 1-4. IEEE, (2017)Performance-driven Routing Methodology with Incremental Placement Refinement for Analog Layout Design., , , , и . DATE, стр. 1218-1223. IEEE, (2021)Toward Wave Digital Filter based Analog Circuit Emulation on FPGA (Abstract Only)., , , , , , и . FPGA, стр. 276. ACM, (2015)Performance Optimization for MLP Accelerators using ILP-Based On-Chip Weight Allocation Strategy., , , и . VLSI-DAT, стр. 1-4. IEEE, (2022)