Author of the publication

GUI-Enhanced Layout Generation of FFE SST TXs for Fast High-Speed Serial Link Design.

, , , , and . DAC, page 1-6. IEEE, (2020)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A 5Gb/s single-ended parallel receiver with adaptive FEXT cancellation., , , and . ISSCC, page 140-142. IEEE, (2012)Time-interleaved sample clock generator for ultrasound beamformer application., , , and . ISOCC, page 290-293. IEEE, (2011)All-synthesizable transmitter driver and data recovery circuit for USB2.0 interface., , , , and . ISOCC, page 63-64. IEEE, (2016)All-synthesizable 6Gbps voltage-mode transmitter for serial link., , , , and . A-SSCC, page 245-248. IEEE, (2016)5.7 A 29nW bandgap reference circuit., , , , , , , , and . ISSCC, page 1-3. IEEE, (2015)A low-voltage OP amp with digitally controlled algorithmic approximation., , , and . CICC, page 499-502. IEEE, (2008)A 7.8Gb/s/pin 1.96pJ/b compact single-ended TRX and CDR with phase-difference modulation for highly reflective memory interfaces., , , , , , and . ISSCC, page 272-274. IEEE, (2018)A 0.3-to-1.2V frequency-scalable fractional-N ADPLL with a speculative dual-referenced interpolating TDC., , , , , , , , and . ISSCC, page 122-124. IEEE, (2018)Investigation on the Worst Read Scenario of a ReRAM Crossbar Array., , , , and . IEEE Trans. Very Large Scale Integr. Syst., 25 (9): 2402-2410 (2017)A Self-Biased Current-Mode Amplifier With an Application to 10-bit Pipeline ADC., , , , , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 64-I (7): 1706-1717 (2017)