Author of the publication

A 0.357 ps Resolution, 2.4 GHz Time-to-Digital Converter with Phase-Interpolator and Time Amplifier.

, , , , , , and . IEICE Trans. Electron., 94-C (12): 1896-1901 (2011)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Modeling Random Clock Jitter Effect of High-Speed Current-Steering NRZ and RZ DAC., , and . IEEE Trans. Circuits Syst. I Regul. Pap., 65-I (9): 2832-2841 (2018)Broadband Doherty Power Amplifier Based on Asymmetric Load Matching Networks., , , , , , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 62-II (6): 533-537 (2015)A Wide-Locking-Range Dual Injection-Locked Frequency Divider With an Automatic Frequency Calibration Loop in 65-nm CMOS., , , , , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 62-II (4): 327-331 (2015)All-Digital Bandwidth Mismatch Calibration of TI-ADCs Based on Optimally Induced Minimization., , and . IEEE Trans. Very Large Scale Integr. Syst., 28 (5): 1175-1184 (2020)A 39.5-dB SNR, 300-Hz Frame-Rate, 56 × 70-Channel Read-Out IC for Electromagnetic Resonance Touch Panels., , , , , , , and . IEEE Trans. Ind. Electron., 65 (6): 5001-5011 (2018)A 15-W Triple-Mode Wireless Power Transmitting Unit With High System Efficiency Using Integrated Power Amplifier and DC-DC Converter., , , , , , , , and . IEEE Trans. Ind. Electron., 68 (10): 9574-9585 (2021)3.7V high frequency DC-DC synchronous boost converter with smooth loop handover., , , and . ISCIT, page 191-194. IEEE, (2014)A design of ultra-low noise LDO using noise reduction network techniques., , , , , , and . ISOCC, page 198-199. IEEE, (2017)Internal circuit offset auto compensation current sensor for wireless power systems., , , and . ISOCC, page 176-177. IEEE, (2017)A design of ultra low power I2C synchronous slave controller with interface voltage level independency in 180 nm CMOS technology., , , , and . ISOCC, page 262-263. IEEE, (2017)