( en | de | ru )

 

Disambiguation of "Mert, Ahmet Can"

Author of the publication

copydeleteadd this publication to your clipboard
A Low Power Versatile Video Coding (VVC) Fractional Interpolation Hardware.

, , and . DASIP, page 43-47. IEEE, (2018)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Ahmet Can

Ahmet Can Ülger

Hikmet Ahmet

Hajrullah Ahmeti

Mert Erkan

 

Other publications of authors with the same name

An FPGA implementation of future video coding 2D transform., , and . ICCE-Berlin, page 31-36. IEEE, (2017)Pixel correlation based computation and energy reduction techniques for HEVC fractional interpolation., , and . ICCE-Berlin, page 37-41. IEEE, (2017)Low-Latency ASIC Algorithms of Modular Squaring of Large Integers for VDF Applications., , and . IACR Cryptol. ePrint Arch., (2020)REED: Chiplet-Based Scalable Hardware Accelerator for Fully Homomorphic Encryption., , , , and . IACR Cryptol. ePrint Arch., (2023)A Flexible and Scalable NTT Hardware : Applications from Homomorphically Encrypted Deep Learning to Post-Quantum Cryptography., , , , , and . DATE, page 346-351. IEEE, (2020)Medha: Microcoded Hardware Accelerator for computing on Encrypted Data., , , , , , and . IACR Cryptol. ePrint Arch., (2022)High performance 2D transform hardware for future video coding., , and . IEEE Trans. Consumer Electronics, 63 (2): 117-125 (2017)An HEVC fractional interpolation hardware using memory based constant multiplication., , and . ICCE, page 1-5. IEEE, (2018)A Low Power Versatile Video Coding (VVC) Fractional Interpolation Hardware., , and . DASIP, page 43-47. IEEE, (2018)Efficient Design-Time Flexible Hardware Architecture for Accelerating Homomorphic Encryption., , , , and . VLSI-SoC, page 1-7. IEEE, (2023)